This paper presents a new approach for estimating power dissipation in a high performance microprocessor chip. First, a characteristic profile (including parameters such as the cache miss rate, branch prediction miss rate, pipeline stalls, instruction mix, 
Introduction
The market demand for high-performance mobile computer systems is increasing rapidly. During the planning and design of such systems, power dissipation is an important design concern. An efficient and accurate power estimation tool can be very useful during this early design stage.
The first task in the estimation of power consumption of computer systems is to identify the typical application programs that will be executed on these computer systems. A non-trivial application program consumes millions of machine cycles, making it nearly impossible to perform power estimation using the complete program at, say, the RT-level.
The previous works are mainly based on power macro-modeling approaches. In [1] , the power cost of a CPU module is characterized by estimating the average capacitance that would switch when the given CPU module is activated. In [2] , the switching activities on (address, instruction, and data) buses are used to estimate the power consumption of the microprocessor. In [3] , an instruction level model is proposed as shown below:
where E p is the total energy dissipation of the program which is divided into three parts. The first part is the summation of base energy cost of each instruction, (B i is the base energy cost and N i is the number of times instruction i is executed). The second part takes the circuit state into account (O i,j is the energy cost when instruction i is followed by j during the program execution), while the third part accounts for energy contribution of other instruction effects such as stalls and cache misses during the program execution.
In this paper, we present a new approach, i.e. profile-driven program synthesis (c.f. Figure 1 ), to perform RT-level power estimation for high performance CPUs. Instead of using a macro-modeling equation to model the energy dissipation of a microprocessor, we use a synthesized program to exercise the microprocessor in such a way that the resulting instruction trace behaves similarly (in terms of performance and power dissipation) to the original trace. The new instruction trace is much shorter than the original one. The advantages of the proposed approach are twofold: 1) It is more accurate than the macro modeling approaches since it does not rely on simple macromodel equations for power prediction. In addition, it does not require macro-model calibration, which is a difficult and error-prone process.
2) It is more efficient than direct RT-level simulation since the synthesized program has a much shorter instruction trace.
A similar idea has been applied to circuit level power estimation. Input sequence compression approaches are proposed in [4] [5] . The input vector sequence is first analyzed and its bit-level statistics are extracted. Then, a compression program synthesizes a new vector sequence that is shorter than the original sequence by orders of magnitude and exhibits the same statistics as the original sequence.
Reported results indicate that the compressed input sequence predicts power dissipation of the original sequence within 5% error.
In this paper, we consider microprocessors with super-scalar pipelined architecture. For more advanced architectures (such as VLIW), more constraints need to be incorporated into the synthesis process. 1 The remainder of this paper is organized as follows. Section 2 gives an overview of the proposed methodology and some terminology and definitions. Section 3 enumerates the list of characteristics of interest for power estimation in microprocessor chips. Section 4 describes the synthesis procedure in details. Experimental results and conclusion are given in Section 5 and 6.
1 A preliminary version of this paper was published in [6] . 
Overview and Background
Instruction trace is defined as the sequence of instructions in a program as that they are executed by an equivalent scalar processor. The instruction trace has become the major tool for performance simulation.
For instance, the instruction trace can be fed to a trace-driven simulator to collect the instruction cache miss rate, data cache miss rate, etc. The length of the instruction trace (trace length) is the number of instructions executed in the program. The input trace refers to the instruction trace of input program that must be profiled. The output trace refers to the instruction trace of the synthesized program. The compression ratio equals the ratio of output trace length (L 1 ) to the input trace length (L 0 ). The synthesis quality is a measure how well the power and performance properties are preserved in the output trace with respect to the input trace. The profile-driven program synthesis is thereby defined as follows: synthesize a new program by a given compression ratio and with highest synthesis quality. The synthesized program should be a valid program that runs correctly on the target microprocessor.
The above problem is solved in two steps: 1) Profile collection: Extract characteristics of the initial trace that determine its performance and power dissipation behavior. The set of relevant characteristics includes instruction mix, branch prediction miss rate, pipeline usage, data dependencies, and memory reference, etc. This set is referred to as the characteristic set.
2) Program Synthesis: Synthesize a new program that matches the extracted characteristics profile while satisfying the compression ratio constraint.
Step (1) is accomplished by simulating the whole instruction trace at the micro-architectural level using an architectural simulator.
Step (2) is solved by partitioning the characteristic set into four sub-profiles.
These sub-profiles are disjoint, yet collectively constitute the whole set. Characteristics within each subset are then captured by gradual refinement of a generic program template during four phases: block allocation, instruction allocation, memory allocation, operand assignment and instruction scheduling. 
Characteristic Set
This paper focuses on the super-scalar pipelined architecture, which represents a wide range of today's high performance microprocessors. A typical example is Pentium Processor. We will assume that the microprocessor has the following features: separate data and instruction set-associated caches, a branch target buffer (branch prediction), and multiple instruction issues in one cycle.
The following characteristic set is used as the characteristic profile: branch prediction miss, instruction cache miss rate, data cache read miss rate, data cache write miss rate, pipeline stall rate, clock per instruction (CPI), instruction mix, and average instruction size (if applicable).
Most of the above characteristics impact both performance and power dissipation. Performance metrics are important because each time the microprocessor encounters a situation that leads to a performance penalty, the CPU has to work harder to recover the lost performance, which means it will have to consume more energy.
Synthesis Procedure
The following is the a summary description of the four synthesis phases (c.f. Figure 3 ):
1. Block allocation: An embedded CFG is generated to match the characteristic sub-profile: branch prediction miss rate, and instruction cache miss rate.
Instruction allocation:
Set of instructions is allocated for each basic block in the CFG. Only the opcode of these instructions are fixed in this phase; the operands and the order of instructions will be determined in later phases. The characteristic sub-profile of this phase is: instruction mix.
Memory allocation:
Memory operands of instructions are determined to match the characteristic sub-profile: data cache read miss rate, and data cache write miss rate. 4 . Operand assignment and instruction scheduling: Registers, immediate operands, and the order of instructions within each basic block are assigned to match the characteristic sub-profile: pipeline stalls, CPI, and average instruction length(if applicable).
We will use the following notation in the remainder of this paper. 
Assumptions and Constraints
In this section, we state our assumptions and constraints, which have enabled us to solve the synthesis problem.
We limit the number of target addresses of a branch instruction to one. This excludes indirect branch with possible multiple targets, however, it does not restrict our ability to match the given characteristic profile. The control sequences that are used during the program synthesis are listed in 
Block Allocation
The block allocation is done in two steps: 1) design the set of CFG templates (macro block templates) as building blocks, 2) formulate the block allocation problem as a mixed integer linear programming (MILP) problem.
Macro Block Templates
The number of instruction cache misses of the synthesized program is given by:
conflict LS bubble ce size + output tra + • Skip embedding: Free basic blocks are assigned to memory locations, which are not immediately adjacent to other basic blocks. The purpose is to increase bubble in Equation (1).
• Conflict embedding: Several free basic blocks are mapped to the same cache block. The purpose is to increase conflict in Equation (1).
For instance, the loop-back CFG in Figure 4 A macro block is a feasible look-back CFG with annotated embedding method and with period at most two.
Definition: Given n macro blocks, a concatenation of these macro blocks is obtained by repeated application of pair-wise concatenation of their corresponding CFGs (c.f. Figure 5 ).
Theorem 4.1:
Any concatenation of any number of macro blocks creates a feasible CFG.
Proof: Since, from theorem 2.1, the derived graphs G' of macro blocks are acyclic, the derived graph of the concatenation of macro blocks will also be acyclic. Again from theorem 2.1, the resulting CFG will be feasible. X A macro block template is a predefined structure for building macro blocks by providing the following:
• a template for a feasible CFG with period at most two • a function returning average number of branch prediction miss per loop iteration: 
MILP Formulation
The block allocation problem is solved by concatenating macro blocks from the set of predefined macro block templates to minimize the following objective function subject to the trace length constraint. We cast the problem as an integer linear programming problem and solve it using a MILP solver.
The objective function can be restated as follows: Then, objective function is approximated by:
Substituting Equations (4) and (5) into Equations (2) (7) Finally, the block allocation is formulated as integer linear programming problem as following:
subject to
Equations (6) Once the MILP is solved, the loop count (lp_cnt i,j ), block length, and embedding for each basic block can be decided efficiently.
Instruction Allocation
The instruction allocation phase has two goals: 1) allocate instructions to form the control flow specified in previous phase, 2) match the instruction mix of the input trace. Hence, the instruction allocation is divided into two steps: control-related allocation and control-unrelated allocation. We will show the advantage of instruction grouping by the following example. Assume the following:
• "add r1,r2->r3" has similar energy cost with "sub r1,r2->r3"
• "and r1,r2->r3" has similar cost with "or r1,r2->r3".
The instruction mix of input trace is as in table 2. Assume there are only four instruction slots, and they have equal execution frequencies. Then, the straightforward allocation will be: "mov reg->mem", "mov mem->reg", "add r1,r2->r3", and "sub r1,r2->r3".
Instruction
Freq add r1,r2-15% sub r1,r2-15% and r1,r2-10% or r1,r2-10% mov reg, mem 25% mov mem, reg 25% Table 2 . Instruction mix
• "add r1,r2->r3" and "sub r1,r2->r3"
• "and r1,r2->r3" and "or r1,r2->r3"
The following four instructions will be allocated instead:
"mov reg,mem", "mov mem,reg", "add r1,r2->r3", and "and r1,r2->r3".
The second sequence is obviously more representative of the instruction profile given in table 2 . We conclude that instruction grouping is necessary and helpful.
Let the instruction set grouped into k groups, The objective function becomes two levels:
The first level objective function has higher priority than the second level objective function.
Control-related allocation is based on the instruction templates for each control type. Two template examples are shown in figure 6 . A force-directed scheduling algorithm [7] is used to select a proper template among the set of pre-defined instruction templates for each basic block. Then, a greedy algorithm, similar to list scheduling [7] , is used to allocate control-unrelated instructions while minimizing the above objective function.
Memory Allocation
According to the control flow requirement, the memory accesses for instructions in a basic block are classified into one of the four types: exclusive read, exclusive read-write, shared read, and shared write.
For example, the instruction "mov mem1->r1" in figure 6(a) is initialized to the loop count. The contents of mem1 must not be changed before or during the loop of the macro block where it resides. In this case, mem1 is labeled as exclusive read. On the other hand, the instruction "not mem2->mem2" in figure 6(b) is used to flip the content of mem2 such that the branch sequence is alternately taken. To avoid the possibility of changing the content of mem2 during its lifetime, it needs to be marked as exclusive read-write. All other memory accesses are marked shared read or shared write. The shared read means that the data read by the instruction is undefined and can assume any value; the shared write is defined similarly.
The purpose of memory allocation is to allocate the memory space for each memory access and decide whether it is vector access or scalar access. 
An instruction with scalar access will always access the same memory location; an instruction with vector access will change its memory location every time. The exclusive read and exclusive write can only be scalar because they are responsible for generating the control sequence, whereas shared read and shared write can be either scalar or vector. The vector access is mainly used to create more cache misses. The compatibility criterion must be satisfied during the memory allocation phase. Our greedy algorithm first finds an initial allocation with minimum cache miss rates by using the following rules:
• Scalar reference: Assign the memory accesses as scalar accesses.
• Word level packing: Pack all the compatible memory accesses into the same memory location.
• Block level packing: Pack as many memory accesses as possible into the same memory block (cache line).
Next, it minimizes the objective function by gradually increasing the cache miss rates. The process continues until no further improvement in the objective function is possible. The following rules are used to increase the cache miss rates:
• Word level expansion: Unpack the compatible memory accesses into different memory locations.
• Block level expansion: Scatter the memory accesses within one memory block to different memory blocks.
• Array reference: Change the scalar memory accesses to vector accesses.
• Conflict mapping: Map the memory blocks into the same cache set to cause thrashing.
Operand Allocation / Instruction Scheduling
In this phase, we try to match the pipeline stall rate and CPI in the input instruction trace. First, we assign the instruction operands and schedule the instruction sequence in such a way that the pipeline stall rate and CPI are minimal. Instruction pipeline simulator is used to calculate both pipeline stall rate and CPI during the whole synthesis phase for accuracy. Then, architecture dependent rules (data dependency, resource conflict, etc.) are used to increase the pipeline stalls and CPI gradually until both of them are matched. If the target microprocessor is a CISC CPU with variable instruction length, the average instruction size is matched by a similar technique.
Experimental Results
To verify the effectiveness of the proposed approach, we must use benchmark programs to perform two sets of experiments: 1) Power evaluation by RT-level simulation of the program generated by profile-driven synthesis.
2) Power evaluation by direct RT-level simulation of the input program.
Two sets of power dissipation values are then compared to verify the synthesis quality. In our experiments, we use Intel Pentium TM* processor as our target microprocessor. There are two advantages:
1. The Pentium TM processor falls in our target microprocessor class (super-scalar pipelined CPU). It has 8KB 2-way set-associative data and instruction caches, branch prediction, and dual instruction
2. Instead of using RT-level simulation, we are able to directly run benchmarks and measure the current on the chip, which is much faster and more accurate. This enables us to test on larger benchmark instead of small test program.
Eight integer SPEC95 programs are used as our benchmark. Instruction traces of these programs are first captured. Next, an architectural simulator analyzes these traces and extracts the characteristic profiles.
The collected profiles are then fed into our profile-driven synthesis engine to synthesize programs by using seven macro block templates. The traces of these synthesized programs are smaller than the input traces by 3-5 order of magnitude as shown in chart 1.
Experimental data is collected on the Pentium processors running at 90MHZ with 2.9V power supply. 
Conclusion
In this paper, we presented a new approach for evaluating the power dissipation of application programs running on a high performance microprocessor. The first step of this approach was to identify a characteristic set, which is sufficient to capture the microprocessor power and performance behavior.
Next, a trace-driven architecture simulation was run through the instruction trace to collect the characteristic profile. MILP and heuristic rules were used to transform predefined macro block templates into full functional program after four synthesis phases. Experimental results showed the effectiveness of the proposed approach on Intel Pentium processor running SPEC int 95 benchmarks. 
